Abstract-In this paper, a reliability analysis of symmetric Vertical-channel Ni-SAlicided poly-Si thin-film transistors (VSA-TFTs) is performed for the first time. First, we compare the drain-induced barrier-lowering effect (DIBL) of VSA-TFTs. The VSA-TFTs with thinner gate oxide thickness, an offset structure, and a longer floating n + region have better immunity to DIBL. Second, VSA-TFTs with a longer floating n + region also have better immunity under hot-carrier (HC) stress and self-heating (SH) stress. However, VSA-TFTs with a shorter floating n + region also have better immunity to positive gate bias (PGB) stress. Consequently, in order to optimize reliability characteristics, including SH stress, HC stress, and PGB stress, it is necessary to modulate the length of the floating n + region. Third, the PGB stress, rather than SH stress or HC stress, becomes a major issue for VSA-TFTs under the stress bias below 4 V. In other words, PGB stress will dominate the degradation behaviors when the stress bias is not high enough to achieve SH stress and HC stress. Finally, the worst degradation condition of VSA-TFTs under HC stress, similar to that of most TFT devices, occurs when the stress of V G is less than half of V D .
Reliability Analysis of Symmetric Vertical-Channel
Nickel-Salicided Poly-Si Thin-Film Transistors
I. INTRODUCTION

I
N THE LAST few decades, polycrystalline silicon thinfilm transistors (poly-Si TFTs) have attracted considerable attention because of their high field-effect mobility and potential applications, including active-matrix liquid crystal displays (AMLCDs), system on panel, nonvolatile memory, and 3-D circuit integration [1] - [5] .
In order to obtain high-performance poly-Si TFTs for more high-level applications in the future, several studies for the enhancement of the devices' structure and characteristics have explored, such as high-k materials, doublechannel structures, nanowire-channel devices, and sequential lateral solidification-crystallization processes [6] - [9] . We also propose a novel structure poly-Si TFT device to improve device characteristics, which is called the symmetric Vertical-channel Ni-SAlicided poly-Si TFT (VSA-TFT) [10] , [11] . It has the Manuscript received February 3, 2012 ; revised April 30, 2012 and May 3, 2012; accepted May 7, 2012 . Date of publication June 11, 2012 ; date of current version July 19, 2012 . This work was supported by the National Science Council of Taiwan under Contract NSC-100-2221-E-009-012-MY3. The review of this paper was arranged by Editor B. Kaczer.
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advantages of simple fabrication process, great potential for 3-D circuit integration, and easy scaling down of channel length without advanced photolithographic equipment. The reliability of TFT devices is an important issue. Hence, before the practical application of such devices in AMLCDs or other high-level applications, their reliability characteristics must be clearly identified. Given this need, in this paper, we investigate the reliability characteristics of symmetric VSA-TFTs.
Several stress methods are generally used to understand the reliability characteristics of TFT devices, such as self-heating (SH) stress [12] - [15] , hot-carrier (HC) stress [15] - [18] , and bias temperature instability (BTI) stress [19] - [22] . In this paper, we compare the drain-induced barrierlowering (DIBL) effect in Overlap, Offset, and GO-15-nm VSA-TFTs [11] . In addition, we investigate the reliability characteristics of VSA-TFTs, including SH stress, HC stress, and positive gate bias (PGB) stress.
II. EXPERIMENT
The key processes of VSA-TFTs were discussed in detail in our previous work [10] , [11] . Fig. 1 displays the schematic cross section and top view of VSA-TFTs. The length of the floating n + region is defined by the mask channel length L mask , where the mask channel width W mask is equal to the effective channel width. The actual channel length of VSATFTs is defined as 2× the total thickness of the poly-Si gate, which is equal to 0.4 μm. The length of the floating n + region is defined by the mask channel length. Therefore, the length of the floating n + region is designated as "L mask " in our previous work [10] , [11] . In order to avoid confusing L mask with the actual channel length, we redesignate L mask as L f in this paper.
In this paper, we compare three kinds of VSA-TFTs, namely, Overlap, Offset, and GO-15-nm VSA-TFTs. The gate oxide thickness of the Overlap VSA-TFTs is 30 nm, and the overlap region between the gate and S/D edges is about 40 nm. The gate oxide thickness of the Offset VSA-TFTs is also 30 nm, but there is an offset region between the gate and S/D edges of about 40 nm instead of an overlap region. Fig. 2 shows the crosssectional transmission electron microscope (TEM) microphotograph of the GO-15-nm VSA-TFTs [along the A−A direction in Fig. 1(b) ]. The gate oxide thickness of the GO-15-nm VSATFTs is 15 nm, and the offset region between the gate and S/D edges is about 15 nm. Finally, all the devices were fabricated with 10-min NH 3 plasma treatment to passivate the defects in the poly-Si channel film [23] .
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III. RESULTS AND DISCUSSION
A. Device Performance and DIBL Effect
Several important parameters of Overlap, Offset, and GO-15-nm VSA-TFTs with 10-min NH 3 plasma treatment and L f = 3 μm are listed in Table I . ON-state current I on is defined as the drain current at V G = 5 V and V D = 0.1 V, and OFF-state current I off is defined as the minimum drain current at V D = 0.1 V. The GO-15-nm VSA-TFTs have better subthreshold swing (S.S.) and higher on/off current ratio than the other devices. More detailed discussions of the VSA-TFTs' performance are reported in our previous work [10] , [11] . Fig. 3 exhibits the DIBL effects of Overlap, Offset, and GO-15-nm VSA-TFTs with different L f . The GO-15-nm VSA-TFTs with L f = 3 μm have the lowest DIBL value (88 mV/V) among the devices studied. The gate oxide thickness of the GO-15-nm VSA-TFTs is thinner than that of the other VSA-TFTs, resulting in better gate-to-channel control ability. Additionally, VSA-TFTs with L f = 3 μm also have better immunity to DIBL effect due to the increased effective channel length resulting from the longer floating n + region. Therefore, the GO-15-nm VSA-TFTs with L f = 3 μm have better immunity to DIBL effect. By the same token, the Offset VSA-TFTs have better immunity to DIBL effect than the Overlap VSA-TFTs due to the longer effective channel length resulting from the offset region.
In order to understand the reliability characteristics of TFT devices, the SH stress, HC stress, and PGB stress are used to understand the degradation behaviors (more than 30 devices were used to compare). 
B. SH and HC Stressing
It is obvious that I on , S.S., and V th are degraded after a long period of SH stressing. In addition, the device with L f = 1 μm exhibits more serious degradation behavior than the device with L f = 3 μm. The degradation behavior of SH stress is due to Joule heating and the damage generated along the entire channel [15] . Hence, the positive ΔV th trends result from the degradation of S.S. and I on after SH stress. 
The threshold voltage shifts ΔV th and ON-state current change ΔI on percentage as a function of stress time for GO-15-nm VSA-TFTs with different L f under different SH stress biases are extracted, as shown in Fig. 5 . In general, V th is defined as the applied gate voltage when the drain current achieves a normalized value. However, all the GO-15-nm VSA-TFTs have the same W/L. Therefore, V th is directly defined as the applied gate voltage when the drain current I D = 20 nA at V D = 0.1 V. I on0 is the initial value of I on , and ΔI on is the changes in I on after stress. ΔV th and ΔI on become significant when the stress biases are raised. The degradation behaviors are also more serious when L f is decreased from 3 to 1 μm. This is due to that the device with L f = 3 μm has a longer electrical effective channel length, resulting in a slight reduction of drain currents under SH stress. The electrical effective channel length can be regarded as 2× the total thickness of the poly-Si gate +L f . Thus, the device with L f = 3 μm has a longer electrical effective channel length than the device with L f = 1 μm. Hence, GO-15-nm VSA-TFTs with L f = 3 μm have better immunity to SH degradation. Fig. 6 shows the time dependence of the transfer characteristics of GO-15-nm VSA-TFTs with (a)
The S.S. characteristics and V th are almost identical after stressing. However, negative ΔI on is obvious after HC stress. The degradation behavior of HC stress is different from that of SH stress. This is due to the energetic HCs generated near the drain side under a high drain electric field, causing damage in the grain boundaries and poly-Si/SiO 2 interfaces [15] , [24] . 
The damage to the grain boundaries and poly-Si/SiO 2 interfaces near the drain side strongly affects the ON-state carrier transport, leading to I on degradation. Because HC stress results in local damage near the drain side, there is less damage in the channel region under lower gate bias than with SH stress. Therefore, degradation of S.S. and ΔV th is marginal under HC stressing. This SH and HC degradation phenomenon is consistent with the reported literature [12] , [15] , [16] .
The ΔV th and ΔI on percentages as a function of stress time for GO-15-nm VSA-TFTs with different L f under SH stress of V G = 6 V, V D = 6 V and HC stress of V G = 2.5 V, V D = 5 V are extracted, as shown in Fig. 7 . Positive ΔV th and negative ΔI on after a long period of SH stressing are more serious than those after a long period of HC stressing. Furthermore, GO-15-nm VSA-TFTs with longer L f = 3 μm not only have better immunity to SH degradation but also have better immunity to HC degradation due to the reduced drain currents [15] and suppressed electrical field near the drain, respectively [10] . Hence, Joule heating and the HC impact ionization rate may be mitigated by increasing L f , leading to better immunity to SH and HC degradation. Generally speaking, the devices will produce positive ΔV th and negative ΔI on after PGB stress. This indicates that electrons are trapped in the gate oxide under PGB stress. However, the trends of ΔV th and ΔI on in GO-15-nm VSA-TFTs under PGB stress conflict with reported results on the planar device [20] - [22] . In Fig. 8 , it is evident that S.S. degradation, negative ΔV th , and positive ΔI on occur at the same time. These measured results indicate that the degradation mechanism of GO-15-nm VSA-TFTs under PGB stress of V G = 5 V, V D = 0 V was not consistent with electrons being trapped in the gate oxide.
C. PGB Stressing
In our VSA-TFTs, the actual channel length is defined as 2× the total thickness of the poly-Si gate. However, the electrical effective channel length can be regarded as 2× the total thickness of the poly-Si gate +L f . The floating n + region above the n + gate also suffers PGB stress. Apparently, another mechanism dominates the degradation behavior. Ma et al. proposed that the accelerated electrons would collide with the weak bond of the grain boundaries and damage the poly-Si channel film, generate the trap states, increase S.S., and reduce I on under PBTI stress [20] . Cheng et al. and Lee et al. demonstrated that the TFT devices not only have Si-H bonds but also exhibit Si-N bond formation to terminate the dangling bonds in the grains and grain boundaries in the channel region after NH 3 plasma passivation [25] , [26] . Many studies report that Si-H bonds are broken by HC stress and gate bias stress more easily than Si-N bonds [23] , [26] - [30] . Liao et al. proposed that hydrogen may diffuse into the gate oxide and decrease the threshold voltage subsequently after the Si-H bond has been broken [22] . Furthermore, the stress bias of V G = 5 V is not high enough to cause Fowler-Nordheim (F-N) tunneling, leading to electrons being trapped in the gate oxide. Therefore, we believe that one of the reasons for negative ΔV th is due to the break in the weak Si-H bonds and the diffusion of hydrogen into the gate oxide and channel film. Another reason for negative ΔV th can be attributed to the degradation of S.S.
The ΔV th and ΔI on percentages as a function of stress time for GO-15-nm VSA-TFTs with different L f under different PGB stress are extracted, as shown in Fig. 9 . Fig. 9 shows that the negative ΔV th of GO-15-nm VSA-TFTs with L f = 3 μm is more serious than that of GO-15-nm VSA-TFTs with L f = 1 μm. We posit that the GO-15-nm VSA-TFTs with L f = 3 μm have more hydrogen diffused into the gate oxide than the GO-15-nm VSA-TFTs with L f = 1 μm. Because the GO-15-nm VSA-TFTs with L f = 3 μm have a longer floating n + region and have more broken Si-H bonds after PGB stress, more hydrogen is diffused into the gate oxide, resulting in extra negative ΔV th . Particularly, the negative ΔV th trend of the stress bias at V G = 6 V for L f = 3 μm and for L f = 1 μm occurs after 50 and 200 s, respectively. The negative ΔV th of stress bias at V G = 6 V for L f = 3 μm after a long stress time is significant. This may be attributed to the greater number of broken Si-H bonds and more hydrogen diffusion into the gate oxide under higher gate stress bias. However, the negative ΔV th trend of stress bias at V G = 5 V is more serious than when the stress bias at V G = 6 V after 10 s, as shown in Fig. 9 . According to the measured results, it appears that the stress bias of V G = 6 V could generated more F-N and trap-assisted tunneling than the stress bias of V G = 5 V. Under a stress bias of V G = 6 V, the mechanism of broken Si-H bonds competes with F-N tunneling and trap-assisted tunneling. After a long stress time, the broken Si-H bonds are the main mechanisms in the more negative ΔV th , particularly when L f = 3 μm. Fig. 9 shows that GO-15-nm VSA-TFTs with L f = 3 μm and stress bias at V G = 6 V have more positive ΔI on than GO-15-nm VSA-TFTs with L f = 1 μm and with a stress bias of V G = 5 V. I on after stress becomes higher than the initial state, probably due to negative ΔV th . However, the degradation behavior of PGB stress for different L f is opposite that of SH stress and HC stress, as shown in Fig. 10 . Hence, in order to optimize reliability characteristics, including SH stress, HC stress, and PGB stress, it is important to trade off the length of the floating n + region. Here, we find the best condition to be L f = 2 μm. Fig. 11 shows the ΔV th and ΔI on percentages as a function of stress time for GO-15-nm VSA-TFTs under different stress biases with fixed V G = 6 V and various V D . ΔV th changes from positive to negative as the V D bias decreases due to reduced Joule heating rate. Furthermore, the V G bias becomes increasingly important and dominates the degradation behaviors when the V D bias is decreased. The ΔI on behavior also shows the same trends. ΔI on changes from negative to positive when the V D bias is reduced. Hence, the degradation behavior is similar to that of PGB stress when the V D bias is insufficiently high (V D 2 V). 
D. Bias Dependent on SH, HC, and PGB Stressing
This shows that PGB stress will dominate the degradation behavior when the stress bias is below 4 V (consistent with the results of Fig. 11) . Hence, when the device completely operates at low voltage (below 4 V), the best condition for optimum reliability characteristics is L f = 1 μm.
In both bulk silicon and single-crystal silicon, the worst HC degradation occurs when the stress bias of V G is about half of V D since it has the highest rate of impact ionization. This can be obtained from the substrate current I sub . When I sub rises to the maximum value, the rate of impact ionization is highest [31] . However, the worst HC degradation in TFT devices always occurs when the stress bias of V G is less than half of V D [15] , [22] .
We sought to determine the worst HC degradation condition in our novel VSA-TFTs. Fig. 13 shows the (a) dependence of ΔV th on V G stress at fixed V D = 6 V with different constant I D and (b) dependence of ΔI on on V G stress at fixed V D = 6 V with different stress times. Because S.S. is almost the same and negative ΔI on is obvious after HC stress, we use different 
IV. CONCLUSION
In this paper, we have investigated the DIBL effect and the reliability issues, including SH stress, HC stress, and PGB stress, for VSA-TFTs. The GO-15-nm VSA-TFTs have better immunity to DIBL effect than the Overlap and Offset VSA-TFTs. Additionally, VSA-TFTs with a longer floating n + region have better immunity to DIBL effect. In HC stress and SH stress, VSA-TFTs with a longer floating n + region also have better immunity. However, VSA-TFTs with a shorter floating n + region have better immunity to PGB stress. PGB stress will dominate the degradation behaviors when the stress bias is below 4 V. Consequently, the length of the floating n + region is the key parameter for reliability characteristics. Finally, the worst HC degradation condition of VSA-TFTs, which is similar to that of most TFT devices, occurs when the stress of V G is less than half of V D .
